% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@INPROCEEDINGS{Lghausen:358724,
      author       = {Lüghausen, Kai and Dziewiecki, Michal and Kaiser,
                      Karlheinz and May, Gerhard and Rauch, Stefan and Thieme,
                      Matthias},
      title        = {{N}ext {G}eneration {GSI}/{FAIR} {S}calable {C}ontrol
                      {U}nit: {L}essons {L}earned from 10 {Y}ears in the {F}ield},
      address      = {Geneva},
      publisher    = {JACoW Publishing},
      reportid     = {GSI-2025-00606},
      pages        = {3 pages},
      year         = {2023},
      note         = {Published by JACoW Publishing under the terms of the
                      Creative Commons Attribution 4.0 International license. Any
                      further distribution of this work must maintain attribution
                      to the author(s), the published article's title, publisher,
                      and DOI.},
      comment      = {Proceedings of the 13th International Workshop on Emerging
                      Technologies and Scientific Facilities Controls, PCaPAC2022,
                      Dolní Brežany, Czech Republic},
      booktitle     = {Proceedings of the 13th International
                       Workshop on Emerging Technologies and
                       Scientific Facilities Controls,
                       PCaPAC2022, Dolní Brežany, Czech
                       Republic},
      abstract     = {The end-of-life of many components brought the need for a
                      redesign of our main Control System Front-End - the SCU
                      (Scaleable Control Unit). It was a chance to make
                      improvements and use more powerful state-of-the-art core
                      components. This included a new Arria 10 FPGA and a
                      completely redesigned housekeeping circuit based on an AVR
                      microcontroller. Further, the project was cleaned by
                      removing unused components and features. Main frame
                      conditions stay fixed for backward compatibility, like the
                      mechanical form factor or the 16-bit parallel bus. Majority
                      of gateware and firmware could be reused and just some
                      adaptations for the new FPGA were needed. Nevertheless,
                      providing continuous compatibility with legacy peripherals
                      needed a substantial effort.},
      month         = {Oct},
      date          = {2022-10-04},
      organization  = {13th International Workshop on
                       Emerging Technologies and Scientific
                       Facilities Controls, Dolní Brežany
                       (Czech Republic), 4 Oct 2022 - 7 Oct
                       2022},
      keywords     = {Accelerator Physics (Other) / Hardware Technologies and
                      Component Integration, System Modeling and Automation
                      (Other)},
      cin          = {ACO},
      cid          = {I:(DE-Ds200)ACO-20051214OR053},
      pnm          = {899 - ohne Topic (POF4-899)},
      pid          = {G:(DE-HGF)POF4-899},
      experiment   = {$EXP:(DE-Ds200)no_experiment-20200803$},
      typ          = {PUB:(DE-HGF)8 / PUB:(DE-HGF)7},
      doi          = {10.18429/JACOW-PCAPAC2022-THP15},
      url          = {https://repository.gsi.de/record/358724},
}